Abstract: This paper proposes a single-stage asymmetrical half-bridge fly-back (AHBF) converter with resonant mode using dual-mode control. The presented converter has an integrated boost converter and asymmetrical half-bridge fly-back converter and operates in resonant mode. The boost-cell always operates in discontinuous conduction mode (DCM) to achieve high power factor. The presented converter operates simultaneously using a variable-frequency-controller (VFC) and pulse-width-modulation (PWM) controller. Unlike the conventional single-stage design, the intermediate bus voltage of this controller can be regulated depending on the main power switch duty ratio. The asymmetrical half-bridge fly-back converter utilizes a variable switching frequency controller to achieve the output voltage regulation. The asymmetrical half-bridge fly-back converter can achieve zero-voltage-switching (ZVS) operation and significantly reduce the switching losses. Detailed analysis and design of this single-stage asymmetrical half-bridge fly-back converter with resonant mode is described. A wide AC input voltage ranging from 90 to 264 V rms and output 19 V/120 W prototype converter was built to verify the theoretical analysis and performance of the presented converter.
Introduction
A conventional power supply was designed with a two-stage scheme that can be divided into two parts. The first stage achieves power-factor-correction (PFC) to reduce the input current harmonics. The second stage is a DC/DC converter that regulates the output voltage. However, the two-stage scheme has several defects, such as high cost and power supply system complexity. In recent years, a single-stage scheme was proposed [1] [2] [3] [4] [5] that integrates a boost stage and a DC/DC stage to share a common switch. The boost-cell stage operates in discontinuous conduction mode (DCM) to provide high power factor while the DC/DC stage can be responsible for output voltage regulation. Unfortunately, the single-stage scheme presents major problems in which the intermediate bus voltage cannot be regulated, such as the boost integrated flyback rectifier energy DC/DC (BIFRED) converter, single-stage fly-back converter and single-stage LLC resonant converter [6] [7] [8] [9] [10] Figure 1 shows the circuit configuration for the single-stage asymmetrical half-bridge fly-back converter with resonant mode. The primary switches Q 1 and Q 2 operate at asymmetrical duty ratio. D b1 and D b2 are the anti-paralleled power MOSFETs. The primary side diode D in is a braking diode. The L boost is a boost-cell inductor. The resonant inductor L r , resonant capacitor C r and magnetizing inductor L m for are the resonant tank for the asymmetrical half-bridge fly-back converter. The secondary diode D r is a rectifier diode, the C bus is boost cell output capacitor and C O is the asymmetrical half-bridge fly-back converter output capacitor. and universal input voltage. The zero-voltage-switching (ZVS) fly-back converters have been used widely in industry and are suitable for low-to-medium power applications, such as LED-driver and desktop computer power supplies. Various kinds of ZVS schemes have been proposed, such as the active-clamp network and asymmetrical half-bridge circuit [11, 12] . The active-clamp fly-back converter [13] employs the active clamp network to achieve ZVS operation; however, the voltage stresses on the switches are greater than input voltage which will cause high conduction losses in the power switches. The asymmetrical half-bridge fly-back converter (AHBF) with resonant mode [14] [15] [16] [17] [18] [19] [20] was developed to achieve ZVS and reduce the voltage stresses on the switches to less than that of the active-clamp fly-back converter, so the power density and conversion efficiency can be effectively increased. Furthermore, it can operate under changed duty cycles or variable switching frequencies for regulated output voltage. This paper proposes a new single-stage asymmetrical half-bridge fly-back converter with resonant mode. The proposed converter integrates a boost converter and an asymmetrical half-bridge fly-back converter with resonant mode using dual-mode control. The converter intermediate bus voltage can be regulated by the pulse-width-modulation control (PWM). The variable-frequency-controller (VFC) can regulate the converter output voltage. Therefore, this proposed converter can operate in universal input voltage and solves the voltage stress issues throughout the capacitors and switches. The proposed converter utilizes the ZVS technique to decrease the switching losses, resulting in high conversion efficiency. The operational principle for the proposed converter is analyzed, a prototype converter with AC input voltage of 90-264 Vrms and output voltage/current of 19 V/8 A is built to verify the analytical results. Figure 1 shows the circuit configuration for the single-stage asymmetrical half-bridge fly-back converter with resonant mode. The primary switches Q1 and Q2 operate at asymmetrical duty ratio. Db1 and Db2 are the anti-paralleled power MOSFETs. The primary side diode Din is a braking diode. The Lboost is a boost-cell inductor. The resonant inductor Lr, resonant capacitor Cr and magnetizing inductor Lm for are the resonant tank for the asymmetrical half-bridge fly-back converter. The secondary diode Dr is a rectifier diode, the Cbus is boost cell output capacitor and CO is the asymmetrical half-bridge fly-back converter output capacitor. Both the boost-cell stage and asymmetrical half-bridge fly-back converter stage share the common switches Q 1 and Q 2 , and furthermore there is bus capacitor C bus between the two stages. The boost-cell stage was presented in [21] . When the switch Q 2 is turned on and the switch Q 1 is turned off, this results in a positive voltage V Lboost = V IN across the inductor L boost causing a linear increase in the inductor current i Lboost . Conversely, when the switch Q 1 is turned on and the switch Q 2 is turned off, the inductor L boost is releases energy to the bus capacitor C bus . Therefore, from the flux-balance of L boost under the steady-state, V bus can be determined as:
Circuit Description and Principle Operation of Proposed Converter

In the DC/DC stage, when the switch Q 1 is turned on, the intermediate bus voltage V bus will charge C r , L r and L m . Conversely, when the switch Q 2 is turned on, the secondary diode D r conducts and L m is releases energy to the output load. When the asymmetrical half-bridge fly-back converter operates in resonant mode, the voltage transfer ratio can be expressed as:
where:
From Equation (2), the voltage transfer ratio of the asymmetrical half-bridge fly-back converter includes relation between the duty ratio D and switching frequency f s simultaneously. Figure 2 shows the relation between the duty ratio D, switching frequency f s and voltage transfer ratio. It shows that when the duty-ratio D is decreased from 0.35 to 0.65, to maintain fixed voltage gain, the switching frequency can shift from f c to f a correspondingly. However, Figure 2 also shows that when the switching frequency f s or duty ratio D decreases the voltage gain will be increased. In contrast, when the switching frequency f s or duty ratio D increase, the voltage gain will be decreased. From Figure 1 , the resistors R3 and R4 can measure output voltage Vbus and it can be to through the compensator, which is composed of C2, R6 and operational amplifier (OPA). The output voltage of compensator can provide a DC level for PWM + VFC controller, so that the duty ratio can be changed according to Vbus. On the other hand, the Q2 is the boost-cell stage main switch, therefore the intermediate bus voltage Vbus is regulated by the D to Q2 duty ratio. Unfortunately, changing the D to Q2 duty ratio will affect the asymmetrical half-bridge fly-back converter output voltage. For example, when the D to Q2 duty ratio is increased, the asymmetrical half-bridge fly-back converter output voltage will decrease. Conversely, when the D to Q2 duty ratio is decreased, the asymmetrical half-bridge fly-back converter output voltage will increase. To overcome the change in D to Q2 duty ratio causing unstable asymmetrical half-bridge fly-back converter output voltage, a VFC has been added to the feedback control loop. From Figure 1 , the resistors R 3 and R 4 can measure output voltage V bus and it can be to through the compensator, which is composed of C 2 , R 6 and operational amplifier (OPA). The output voltage of compensator can provide a DC level for PWM + VFC controller, so that the duty ratio can be changed according to V bus . On the other hand, the Q 2 is the boost-cell stage main switch, therefore the intermediate bus voltage V bus is regulated by the D to Q 2 duty ratio. Unfortunately, changing the D to Q 2 duty ratio will affect the asymmetrical half-bridge fly-back converter output voltage. For example, when the D to Q 2 duty ratio is increased, the asymmetrical half-bridge fly-back converter output voltage will decrease. Conversely, when the D to Q 2 duty ratio is decreased, the asymmetrical half-bridge fly-back converter output voltage will increase. To overcome the change in D to Q 2 duty ratio causing unstable asymmetrical half-bridge fly-back converter output voltage, a VFC has been added to the feedback control loop.
From the section of V O -feedback of Figure 1 , the resistors R 1 and R 2 can measure output voltage V O , and the feedback-voltage can be to through the compensator, which is composed of C 1 , R 5 and OPA. Therefore, the output of OPA will adjust Q SW at basis-terminal voltage, so that the oscillator can be changed the frequency of saw-tooth wave in output-terminal. When the asymmetrical half-bridge fly-back converter output voltage is decreased, the switching frequency f s will decrease to provide larger voltage gain for regulated output voltage. Conversely, when the output voltage is increased, the switching frequency f s will be increased to provide lower voltage gain. According to the above analysis, the intermediate bus voltage V bus and output voltage V O of the proposed converter can be regulated simultaneously from the PWM control and VFC. Figure 3 depicts the key waveforms of the proposed single-stage asymmetrical half-bridge fly-back converter with resonant mode. Six states are required to complete a switching cycle. The conduction paths for each operating state are illustrated in Figure 4 .
duty ratio is increased, the asymmetrical half-bridge fly-back converter output voltage will decrease. Conversely, when the D to Q2 duty ratio is decreased, the asymmetrical half-bridge fly-back converter output voltage will increase. To overcome the change in D to Q2 duty ratio causing unstable asymmetrical half-bridge fly-back converter output voltage, a VFC has been added to the feedback control loop. From the section of VO-feedback of Figure 1 , the resistors R1 and R2 can measure output voltage VO, and the feedback-voltage can be to through the compensator, which is composed of C1, R5 and OPA. Therefore, the output of OPA will adjust QSW at basis-terminal voltage, so that the oscillator can be changed the frequency of saw-tooth wave in output-terminal. When the asymmetrical half-bridge fly-back converter output voltage is decreased, the switching frequency fs will decrease to provide larger voltage gain for regulated output voltage. Conversely, when the output voltage is increased, the switching frequency fs will be increased to provide lower voltage gain. According to the above analysis, the intermediate bus voltage Vbus and output voltage VO of the proposed converter can be regulated simultaneously from the PWM control and VFC. 
Mode 1 [t0, t1]:
As shown in Figure 4 , Q2 is turned on with the ZVS operating condition. In the meantime the rectifier diode Dr is conducted and the energies stored in the transformer magnetizing inductors are transferred to the output load. The output voltage is reflected to the primary side, therefore, the primary transformer is clamped to −nVO, and iLm decreases linearly. During this period, the resonant inductor Lr and resonant capacitor Cr begin to resonate. On the other hand, the diode Din is conducted and the voltage across the input inductor Lboost is equal to the input voltage VIN so the input inductor current iLboost increases linearly. The input current iLboost can be expressed as: As shown in Figure 4 , Q 2 is turned on with the ZVS operating condition. In the meantime the rectifier diode D r is conducted and the energies stored in the transformer magnetizing inductors are transferred to the output load. The output voltage is reflected to the primary side, therefore, the primary transformer is clamped to −nV O , and i Lm decreases linearly. During this period, the resonant inductor L r and resonant capacitor C r begin to resonate. On the other hand, the diode D in is conducted and the voltage across the input inductor L boost is equal to the input voltage V IN so the input inductor current i Lboost increases linearly. The input current i Lboost can be expressed as:
The resonant inductor current i Lr and the resonant capacitor voltage v Cr are given as:
The magnetizing current i Lm of transformer can be expressed as 
This interval is ended when i Lr equals i Lm at t 1 .
Mode 2 [t 1 , t 2 ]:
At time t 1 the input inductor current i Lboost increases linearly. The resonant inductor current i Lr is the same as the magnetizing current i Lm therefore, no current is transferred to the secondary side so the rectifier diode D r is turned off. During this mode, the resonant circuit is composed of C r , L r and L m . Moreover, L m is equal to series with L r and L m is much larger than L r , so that the resonant cycle is much longer than the previous state. The i Lm , i Lr and v Cr are expressed as:
i Lm (t) = i Lr (t) (11) here:
When Q 2 is turned off this interval is ended.
Mode 3 [t 2 , t 3 ]:
The mode begins when Q 2 is turned off at t = t 2 . The magnetizing current i Lm charges the Q 2 junction capacitors and discharges the Q 1 junction capacitors until the Q 2 junction capacitors equal V bus and the Q 1 body diode conducts. Therefore, at time t 3 , Q 1 can be turned on to achieve ZVS. During this period, which is used to allow enough time to achieve ZVS, as well as prevent shoot through in the two switches, the i Lr and v Cr are expressed as
The input current i Lboost can be expressed as:
Mode 4 [t 3 , t 4 ]:
In this state, Q 1 is turned on which carries the resonant inductor current i Lr and input inductor current i Lboost . The voltage across the input inductor L boost is about (V IN − V bus ) so the input inductor current i Lboost linearly decreasing. Referring to Figure 4d , the rectifier diode D r is reverse-biased and in the meantime the input energy is stored in the primary magnetizing inductance L m , while the output capacitors C O provide energy to the output load. The resonant inductor current i Lr , magnetizing inductance current i Lm and resonant capacitors voltage v Cr can be expressed as:
The input current i Lboost are given as:
When input current i Lboost reach zero level, this interval is ended.
Mode 5 [t 4 , t 5 ]:
During this stage, Q 1 remains turned on so that the direction of i Lr is reversed. As with Stage 4 the primary magnetizing inductance L m stores energy and the output capacitors C O continue to provide energy through the output load. The current in L boost stays at zero (DCM operation) so the PFC feature can be achieved. In the meantime, diode D in is in reverse bias. The resonant inductor current i Lr , magnetizing inductance current i Lm and the resonant capacitor voltage v Cr are given as:
When Q 1 turned off, this interval is ended.
Mode 6 [t 5 , t 6 ]:
In this stage, Q 1 and Q 2 are turned off and the input current i Lboost remains at zero, while the output capacitors continue to provide energy through the output load. At this interval, the resonant current i Lr charges the Q 1 junction capacitors and discharges the Q 2 junction capacitors. When Q 1 equals V bus and the body diode across Q 2 conducts, this interval is ended and the operating state returns to Stage 1 to begin the next switching cycle. The resonant inductor current i Lr , magnetizing inductance current i Lm and resonant capacitor voltage v Cr can be expressed as:
When Stage 6 ends the operating state returns to Stage 1 and the next switching cycle begins.
Circuit Design for the Proposed Converter
D max is the maximum duty cycle for the proposed converter. For to achieve high power-factor the input inductor current must be operated in DCM so the input inductor L boost can be expressed as:
where i IN peak is the maximum peak-current of the input inductor L boost , and f smin is the lowest switching frequency for the proposed converter. From Equation (25), when L m is greater than the resonant inductor L r , the voltage gain can be approximated as:
Therefore, the turn ratio of the transformer primary winding to secondary winding can be equal to:
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At t = t 3 , to ensure the ZVS operation for Q 1 , the magnetizing inductance current i Lm must discharge the C oss1 until the voltage is equal to zero so the minimum i Lm at t 3 can be given as
According to Equation (28), the maximum magnetizing inductance L m can be expressed as:
On the other hand, at t = t 6 , to ensure ZVS operation for Q 2 , the magnetizing inductance current i Lm must discharge C oss2 until the voltage is equal to zero so the minimum i Lm at t 6 can be given as:
According to Equation (30), the maximum magnetizing inductance L m can be expressed as:
From Figure 4a , the resonant capacitor C r and the resonant inductor L r are resonating from t 0 to t 1 , this time interval is during the Q 2 turn-on time, which is about half the resonant period and can be approximately expressed as:
The output filter capacitance C O can be calculated as:
where f s is the switching frequency and V O is the output voltage ripple. The voltage stresses of Q 1 and Q 2 are equal to V bus . The voltage stresses of the secondary diode D r is:
The peak secondary diode current is expressed as:
Experimental Results
In order to verify the feasibility of the proposed converter, a 120 W prototype converter is built in the laboratory. Figure 5 shows the proposed converter and the experimental parameters are designed in Table 1 
FromFigure 4a, the resonant capacitor Cr and the resonant inductor Lr are resonating from t0 to t1, this time interval is during the Q2 turn-on time, which is about half the resonant period and can be approximately expressed as:
The output filter capacitance CO can be calculated as:
where fs is the switching frequency and △VO is the output voltage ripple. The voltage stresses of Q1 and Q2 are equal to Vbus. The voltage stresses of the secondary diode Dr is:
In order to verify the feasibility of the proposed converter, a 120 W prototype converter is built in the laboratory. Figure 5 shows the proposed converter and the experimental parameters are designed in Table 1 . A PQ26/20 TDK core is used for the input inductor. The PQ32/30 core is used for the isolation transformer and the transformer turn ratio is calculated from Equation (26). The magnetizing inductance L m is designed from Equation (29) at approximately 450 µH. The IPP60R99 MOSFET is used producing output capacitance C OSS of about 130 pF at a 430 V drain-to-source voltage, including the output capacitances of Q 1 and Q 2 it is about 260 pF. Therefore, to ensure ZVS operations, 330 ns dead time was inserted between the Q 1 and Q 2 gate signals. The resonant frequency f r is placed at about 80 kHz so the resonant capacitor C r and resonant inductor L r can be calculated from Equation (32). The output voltage ripple V O is required to be smaller than 0.95 V. The output capacitor C O is calculated to be greater than 474 µF from Equation (33). Therefore, a 1200 µF output capacitor is used. Figure 6 shows the experimental results for v GS1 , v GS2 , i Lboost and i Lr at different output currents and at V In,main . Referring to Figure 3 , six operation states can be observed in Figure 6 . When Q 1 is turned on and Q 2 is turned off, the i Lboost linearly decreases and i Lr linearly increases. When Q 1 and Q 2 are turned off, ZVS operation can be achieved. During the Q 1 turned off and Q 2 turned on period, the i Lboost increases linearly and the resonant inductor L r and resonant capacitor begin to resonate. On the other hand, Figure 6 also shows that when the output load increases from light load to full load, the duty ratio of Q 2 increases from 0.5 to 0.75 for regulated bus voltage V bus , and the switching frequency decreases from about 125 kHz to 62 kHz for regulated output voltage V O . Figure 7 shows the measured input voltage v ac , input current i ac and input inductor current i Lboost under full load conditions. The input current near sinusoidal waveform and input inductor current are shown operated in DCM so that high power factor can be achieved. A PQ26/20 TDK core is used for the input inductor. The PQ32/30 core is used for the isolation transformer and the transformer turn ratio is calculated from Equation (29). The magnetizing inductance Lm is designed from Equation (32) at approximately 450 µH. The IPP60R99 MOSFET is used producing output capacitance COSS of about 130 pF at a 430 V drain-to-source voltage, including the output capacitances of Q1 and Q2 it is about 260 pF. Therefore, to ensure ZVS operations, 330 ns dead time was inserted between the Q1 and Q2 gate signals. The resonant frequency fr is placed at about 80 kHz so the resonant capacitor Cr and resonant inductor Lr can be calculated from Equation (35). The output voltage ripple △VO is required to be smaller than 0.95 V. The output capacitor CO is calculated to be greater than 474 µF from Equation (36). Therefore, a 1200 µF output capacitor is used. Figure 6 shows the experimental results for vGS1, vGS2, iLboost and iLr at different output currents and at VIn,main. Referring to Figure 3 , six operation states can be observed in Figure 6 . When Q1 is turned on and Q2 is turned off, the iLboost linearly decreases and iLr linearly increases. When Q1 and Q2 are turned off, ZVS operation can be achieved. During the Q1 turned off and Q2 turned on period, the iLboost increases linearly and the resonant inductor Lr and resonant capacitor begin to resonate. On the other hand, Figure 6 also shows that when the output load increases from light load to full load, the duty ratio of Q2 increases from 0.5 to 0.75 for regulated bus voltage Vbus, and the switching frequency decreases from about 125 kHz to 62 kHz for regulated output voltage VO. Figure 7 shows the measured input voltage vac, input current iac and input inductor current iLboost under full load conditions. The input current near sinusoidal waveform and input inductor current are shown operated in DCM so that high power factor can be achieved.
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(a) Figure 8 shows the gate-to-source waveforms and drain-to-source voltages for primary switches Q1 and Q2 at the full-load. The waveform shows that VDS1 and VDS2 reach zero levels after Q1 and Q2 are turned on. Therefore, ZVS conduction is achieved so that overall conversion efficiency is increased. The transient output voltage VO during a step load current from 1.6 to 6.3 A and from 6.3 to 1.6 A are shown in Figure 9 when input voltage of 230 Vrms, which shows that VO can still be regulated. Figure 10 depicts the bus voltage variation under 25%, 50%, 75% and 100% load condition and the bus voltage is regulated around 430 V. Figure 11 also depicts the input current power factor. It indicates that the power factor is greater than 0.9 at different load conditions. Figure 12 shows the measured efficiencies of the proposed single stage asymmetrical half-bridge fly-back converter through different outputs. The average efficiency is around 86% above which the rated full load efficiency is about 90%. Figure 8 shows the gate-to-source waveforms and drain-to-source voltages for primary switches Q 1 and Q 2 at the full-load. The waveform shows that V DS1 and V DS2 reach zero levels after Q 1 and Q 2 are turned on. Therefore, ZVS conduction is achieved so that overall conversion efficiency is increased. The transient output voltage V O during a step load current from 1.6 to 6.3 A and from 6.3 to 1.6 A are shown in Figure 9 when input voltage of 230 V rms , which shows that V O can still be regulated. Figure 10 depicts the bus voltage variation under 25%, 50%, 75% and 100% load condition and the bus voltage is regulated around 430 V. Figure 11 also depicts the input current power factor. It indicates that the power factor is greater than 0.9 at different load conditions. Figure 12 shows the measured efficiencies of the proposed single stage asymmetrical half-bridge fly-back converter through different outputs. The average efficiency is around 86% above which the rated full load efficiency is about 90%. Figure 8 shows the gate-to-source waveforms and drain-to-source voltages for primary switches Q1 and Q2 at the full-load. The waveform shows that VDS1 and VDS2 reach zero levels after Q1 and Q2 are turned on. Therefore, ZVS conduction is achieved so that overall conversion efficiency is increased. The transient output voltage VO during a step load current from 1.6 to 6.3 A and from 6.3 to 1.6 A are shown in Figure 9 when input voltage of 230 Vrms, which shows that VO can still be regulated. Figure 10 depicts the bus voltage variation under 25%, 50%, 75% and 100% load condition and the bus voltage is regulated around 430 V. Figure 11 also depicts the input current power factor. It indicates that the power factor is greater than 0.9 at different load conditions. Figure 12 shows the measured efficiencies of the proposed single stage asymmetrical half-bridge fly-back converter through different outputs. The average efficiency is around 86% above which the rated full load efficiency is about 90%. Table 2 shows the comparison among the converters proposed in [14, 15, 17] . Compared with the input voltage range, this presented converter can be operated in universal-voltage, and other converter just can operate in high-line voltage situations. Moreover, this proposed converter has the lowest component cost because it does not need an additional power-device or inductor for a high PF. Figure 13 shows the prototype of the proposed converter. Table 2 shows the comparison among the converters proposed in [14, 15, 17] . Compared with the input voltage range, this presented converter can be operated in universal-voltage, and other converter just can operate in high-line voltage situations. Moreover, this proposed converter has the lowest component cost because it does not need an additional power-device or inductor for a high PF. Figure 13 shows the prototype of the proposed converter. Table 2 shows the comparison among the converters proposed in [14, 15, 17] . Compared with the input voltage range, this presented converter can be operated in universal-voltage, and other converter just can operate in high-line voltage situations. Moreover, this proposed converter has the lowest component cost because it does not need an additional power-device or inductor for a high PF. Figure 13 shows the prototype of the proposed converter. Figure 13 . The prototype of the proposed converter.
Conclusions
This paper presented a single stage asymmetrical half-bridge fly-back converter with resonant mode. The switches operate simultaneously in the variable-frequency-controller (VFC) and pulse-width-modulation (PWM) control to regulate the bus voltage and output voltage. The operating modes in a complete switching cycle were analyzed and discussed in detail. The key equations were derived and the design procedures formulated. The experimental results on an AC input voltage 90 to 264 Vrms with output 120 W prototype were recorded to verify the theoretical scheme. The measured results show that the power factor is above 0.9, the average efficiency is around 86% and the highest conversion efficiency is about 90%. The proposed single stage asymmetrical half-bridge fly-back converter is especially suitable for low-to-medium power level applications.
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